Verification Engineer (Remote)

Auto Import

<p>We’re seeking a Verification Engineer to contribute to the validation of advanced chip designs. You’ll help create and maintain UVM environments, write tests, and ensure functional coverage for high-performance silicon products. The role involves close collaboration across architecture, design, and circuit teams.</p> <p><strong>Responsibilities</strong></p> <ul> <li>Understand chip and subsystem architecture.</li> <li>Develop, maintain, and extend UVM-based verification environments.</li> <li>Write test plans, test cases, and sequences for block- and chip-level verification.</li> <li>Debug design issues based on architectural specifications.</li> <li>Work with design and architecture teams to meet quality and schedule goals.</li> </ul> <p><strong>Qualifications</strong></p> <ul> <li>BSEE/MSEE or equivalent in Electrical Engineering, Computer Science, or a related field.</li> <li>Proficient in Verilog/SystemVerilog and UVM.</li> <li>Comfortable working in Linux and with industry-standard EDA tools.</li> <li>Solid grasp of verification methodologies and design processes.</li> <li>Excellent teamwork and communication skills.</li> <li>Experience with functional and code coverage analysis.</li> </ul> <p><strong>Preferred / Plus</strong></p> <ul> <li>Strong problem-solving and analytical skills.</li> </ul>

Back to blog